

FIG. 1

```

graph LR
    subgraph 14 [TESTER]
        210[MEMORY1 MASK VECTOR] --> 215[DE-COMPRESSOR]
        220[MEMORY2 DETERMINISTIC TEST DATA] --> 225[SELECTOR]
        subgraph 230 [ ]
            235[SEED]
            LFSR[LFSR]
        end
        235 --> 225
        215 --> 225
        250[MEMORY1 MASK MEMORY] --> 240[RESPONSE VERIFIER]
        240 --> 235
    end
    225 --> 16[DUT]
    16 --> 240

```

FIG. 2




FIG. 3

FIG. 4A

FIG. 4B

12




FIG. 5

[illegible]

FIG. 6B




FIG. 7